## Lecture 11: Implementation Aspects

## [IFAC PB Ch 12, RTCS Ch 11]

1. Sampling, aliasing, and choice of sampling interval
2. Computational delay
3. A-D and D-A quantization
4. Computer arithmetic
5. Controller realizations

## Sampling and Aliasing

Recall this example from Lecture 6:


## Aliasing

Sampling a signal with frequency $\omega$ creates new signal components with frequencies

$$
\omega_{\text {sampled }}=n \omega_{s} \pm \omega
$$

where $\omega_{s}=2 \pi / h$ is the sampling frequency and $n \in \mathbb{Z}$
Nyquist frequency:

$$
\omega_{N}=\omega_{s} / 2
$$

The fundamental alias for a signal with frequency $\omega$ is given by

$$
\omega_{\text {fundamental }}=\left|\left(\omega+\omega_{N}\right) \bmod \left(\omega_{s}\right)-\omega_{N}\right|
$$

(This frequency lies in the interval $0 \leq \omega_{\text {fundamental }}<\omega_{N}$ )

## Antialiasing Filter

Low-pass filter that eliminates all frequencies above the Nyquist frequency before sampling. Must contain analog part! Options:

- Analog filter
- E.g. 2-6th order Bessel or Butterworth filter
- Difficult to change sampling interval
- Analog + digital filter
- Fixed, fast sampling with fixed analog filter
- Downsampling using digital LP-filter
- Control algorithm at the lower rate
- Easier to change sampling interval


## Example: Second-Order Bessel Filter

$$
G_{f}(s)=\frac{\omega^{2}}{\left(s / \omega_{B}\right)^{2}+2 \zeta \omega\left(s / \omega_{B}\right)+\omega^{2}}, \quad \omega=1.27, \zeta=0.87
$$

$$
\omega_{B}=1:
$$

Bode Diagram


## Antialiasing Filter and Control Design

As a rule of thumb, the cut-off frequency of the filter should be chosen so that

$$
\left|G_{f}\left(i \omega_{N}\right)\right| \leq 0.1,
$$

meaning that frequencies above the Nyquist frequency are attenuated by at least a factor 10.

Unless extremely fast sampling is used, the filter will affect the phase margin of the system. Include the filter in the process description or approximate it by a delay.

- Digital design: E.g. 2nd order Bessel filter: $\tau \approx 1.3 / \omega_{B}$. If $\left|G_{f}\left(i \omega_{N}\right)\right|=0.1$ then $\tau \approx 1.5 h$
- Analog design + discretization: must sample fast


## Choice of Sampling Interval - Digital Design

Common rule of thumb:

$$
\omega h \approx 0.1 \text { to } 0.6
$$

$\omega$ is the desired natural frequency of the closed-loop system
Gives about 4 to 20 samples per rise time


## Choice of Sampling Interval - Analog Design

Sampler $+\mathrm{ZOH} \approx$ delay of $0.5 h \Leftrightarrow e^{-s 0.5 h}$
Antialiasing filter $\approx$ delay of $1.5 h \Leftrightarrow e^{-s 1.5 h}$
Will affect phase margin (at cross-over frequency $\omega_{c}$ ) by

$$
\arg e^{-i \omega_{c} 2 h}=-2 \omega_{c} h
$$

Assume phase margin can be decreased by $5^{\circ}$ to $15^{\circ}$ ( $=0.087$ to 0.262 rad ). Then

$$
\omega_{c} h \approx 0.04 \text { to } 0.13
$$

## Computational delay

Problem: $u(k)$ cannot be generated instantaneously at time $k$ when $y(k)$ is sampled. Options:

Case A


Case B


## Minimizing the computational delay

A general linear controller in state-space form (including state feedback, observer, reference model, etc.):

$$
\begin{aligned}
x_{c}(k+1) & =F x_{c}(k)+G y(k)+G_{c} u_{c}(k) \\
u(k) & =C x_{c}(k)+D y(k)+D_{c} u_{c}(k)
\end{aligned}
$$

Do as little as possible between the input and the output:

```
y := adin(1);
uc := adin(2);
/* Calculate Output */
u := u1 + D*y + Dc*uc;
daout(u);
/* Update State */
xc := F*xc + G*y + Gc*uc;
u1 := C*xc;
```


## Finite-Wordlength Implementation

Control analysis and design usually assumes infinite-precision arithmetic, parameters/variables are assumed to be real numbers

Error sources in a digital implementation with finite wordlength:

- Quantization in A-D converters
- Quantization of parameters (controller coefficients)
- Round-off and overflow in addition, subtraction, multiplication, division, function evaluation and other operations
- Quantization in D-A converters

The magnitude of the problems depends on

- The wordlength
- The type of arithmetic used (fixed or floating point)
- The controller realization


## A-D and D-A Quantization

A-D and D-A converters often have quite poor resolution, e.g.

- A-D: 10-16 bits
- D-A: 8-12 bits

Quantization is a nonlinear phenomenon; can lead to limit cycles and bias. Analysis approaches (outside scope of this course):

- Nonlinear analysis
- Describing function approximation
- Theory of relay oscillations
- Linear analysis
- Quantization as a stochastic disturbance


## Example: Control of the Double Integrator

Process:

$$
P(s)=1 / s^{2}
$$

Sampling period:

$$
h=1
$$

Controller (PID):

$$
C(z)=\frac{0.715 z^{2}-1.281 z+0.580}{(z-1)(z+0.188)}
$$

## Simulation with Quantized A-D Converter ( $\delta y=0.02$ )



Limit cycle in process output with period 28 s , ampl. 0.01

## Simulation with Quantized D-A Converter <br> ( $\delta u=0.01$ )



Limit cycle in process input with period 39 s, ampl. 0.01

## Pulse-Width Modulation (PWM)

Poor D-A resolution (e.g. 1 bit) can often be handled by fast switching between levels + low-pass filtering

The new control variable is the duty-cycle of the switched signal


## Floating-Point Arithmetic

Hardware-supported on modern high-end processors (FPUs)
Number representation:

$$
\pm f \times 2^{ \pm e}
$$

- $f$ : mantissa, significand, fraction
- 2: base
- $e$ : exponent

The binary point is variable (floating) and depends on the value of the exponent

Dynamic range and resolution
Fixed number of significant digits

## IEEE 754 Binary Floating-Point Standard

Used by almost all FPUs; implemented in software libraries
Single precision (Java/C float):

- 32-bit word divided into 1 sign bit, 8-bit biased exponent, and 23-bit mantissa ( $\approx 7$ decimal digits)
- Range: $2^{-126}-2^{128}$

Double precision (Java/C double):

- 64-bit word divided into 1 sign bit, 11-bit biased exponent, and 52-bit mantissa ( $\approx 15$ decimal digits)
- Range: $2^{-1022}-2^{1024}$

Supports Inf and NaN

## What is the output of this C program?

```
#include <stdio.h>
main() {
    float a[] = { 10000.0, 1.0, 10000.0 };
    float b[] = { 10000.0, 1.0, -10000.0 };
    float sum = 0.0;
    int i;
    for (i=0; i<3; i++)
        sum += a[i]*b[i];
    printf("sum = %f\n", sum);
}
```

Remarks:

- The result depends on the order of the operations
- Finite-wordlength operations are neither associative nor distributive


## Arithmetic in Embedded Systems

Small microprocessors used in embedded systems typically do not have hardware support for floating-point arithmetic

Options:

- Software emulation of floating-point arithmetic
- compiler/library supported
- large code size, slow
- Fixed-point arithmetic
- often manual implementation
- fast and compact


## Fixed-Point Arithmetic

Represent all numbers (parameters, variables) using integers
Use binary scaling to make all numbers fit into one of the integer data types, e.g.

- 8 bits (char, int8_t): [ $-128,127]$
- 16 bits (short, int16_t): [-32768, 32767]
- 32 bits (long, int32_t): [-2147483648, 2147483647]


## Challenges

- Must select data types to get sufficient numerical precision
- Must know (or estimate) the minimum and maximum value of every variable in order to select appropriate scaling factors
- Must keep track of the scaling factors in all arithmetic operations
- Must handle potential arithmetic overflows


## Fixed-Point Representation

In fixed-point representation, a real number $x$ is represented by an integer $X$ with $N=m+n+1$ bits, where

- $N$ is the wordlength
- $m$ is the number of integer bits (excluding the sign bit)
- $n$ is the number of fractional bits

"Q-format": $X$ is sometimes called a Qm.n or $Q n$ number


## Conversion to and from fixed point

Conversion from real to fixed-point number:

$$
X:=\operatorname{round}\left(x \cdot 2^{n}\right)
$$

Conversion from fixed-point to real number:

$$
x:=X \cdot 2^{-n}
$$

Example: Represent $x=13.4$ using $Q 4.3$ format

$$
X=\operatorname{round}\left(13.4 \cdot 2^{3}\right)=107\left(=01101011_{2}\right)
$$



## A Note on Negative Numbers

In almost all CPUs today, negative integers are handled using two's complement: A "1" in the sign bit means that $2^{N}$ should be subtracted from the stored value

Example ( $N=8$ ):

| Binary representation | Interpretation |
| :---: | :---: |
| 00000000 | 0 |
| 00000001 | 1 |
| $\vdots$ | $\vdots$ |
| 01111111 | 127 |
| 10000000 | -128 |
| 10000001 | -127 |
| $\vdots$ | $\vdots$ |
| 1111111 | -1 |

## Range vs Resolution for Fixed-Point Numbers

A Qm.n fixed-point number can represent real numbers in the range

$$
\left[-2^{m}, 2^{m}-2^{-n}\right]
$$

while the resolution is

$$
2^{-n}
$$

Fixed range and resolution

- $n$ too small $\Rightarrow$ poor resolution
- $n$ too large $\Rightarrow$ risk of overflow


## Example: Choose number of integer and fractional bits

We want to store $x$ in a signed 8-bit variable.
We know that $-28.3<x<17.5$.
We hence need $m=5$ bits to represent the integer part. ( $2^{4}=16<28.3<32=2^{5}$ )
$n=8-1-m=2$ bits are left for the fractional part.
$x$ should be stored in Q5.2 format

## Fixed-Point Addition/Subtraction

Two fixed-point numbers in the same Qm.n format can be added or subtracted directly
The result will have the same number of fractional bits

$$
\begin{array}{ll}
z=x+y & \Leftrightarrow \quad Z=X+Y \\
z=x-y & \Leftrightarrow \quad Z=X-Y
\end{array}
$$

- The result will in general require $N+1$ bits; risk of overflow


## Example: Addition with Overflow

Two numbers in Q4.3 format are added:

$$
\begin{array}{ccc}
x=12.25 & \Rightarrow \quad X=98 \\
y=14.75 & \Rightarrow \quad Y=118
\end{array}
$$

$$
Z=X+Y=216
$$

This number is however out of range and will be interpreted as

$$
216-256=-40 \Rightarrow z=-5.0
$$

$$
\begin{aligned}
& \begin{array}{l|l|l|l|l|l|l|l|}
\hline 0 & 1 & 1 & 0 & 0 & 0 & 1 & 0 \\
\hline \\
+\quad \begin{array}{|l|l|l|l|l|l|l|l|}
\hline 0 & 1 & 1 & 1 & 0 & 1 & 1 & 0 \\
\hline
\end{array} \\
\hline
\end{array} \quad \begin{array}{l|l|l|l|l|l|l|l|}
\hline 1 & 1 & 0 & 1 & 1 & 0 & 0 & 0 \\
\hline
\end{array}
\end{aligned}
$$

## Fixed-Point Multiplication and Division

If the operands and the result are in the same $Q$-format, multiplication and division are done as

$$
\begin{aligned}
& z=x \cdot y \quad \Leftrightarrow \quad Z=(X \cdot Y) / 2^{n} \\
& z=x / y \quad \Leftrightarrow \quad Z=\left(X \cdot 2^{n}\right) / Y
\end{aligned}
$$

- Double wordlength is needed for the intermediate result
- Division by $2^{n}$ is implemented as a right-shift by $n$ bits
- Multiplication by $2^{n}$ is implemented as a left-shift by $n$ bits
- The lowest bits in the result are truncated (round-off noise)
- Risk of overflow


## Example: Multiplication

Two numbers in Q5.2 format are multiplied:

$$
\begin{array}{ll}
x=6.25 & \Rightarrow \quad X=25 \\
y=4.75 & \Rightarrow \quad Y=19
\end{array}
$$

Intermediate result:

$$
X \cdot Y=475
$$

Final result:

$$
Z=475 / 2^{2}=118 \Rightarrow z=29.5
$$

(exact result is 29.6875)

$$
\begin{aligned}
& \begin{array}{|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 0 & 1 & 1 & 0 & 0 & 1 \\
\hline
\end{array} \\
& \times \begin{array}{|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 0 & 1 & 0 & 0 & 1 & 1 \\
\hline
\end{array}
\end{aligned}
$$



## Example: Division

Two numbers in Q3.4 format are divided:

$$
\begin{array}{ccc}
x=5.375 & \Rightarrow \quad X=86 \\
y=6.0625 & \Rightarrow \quad Y=97
\end{array}
$$

Not associative:

$$
\begin{gathered}
Z_{b a d}=(X / Y) \cdot 2^{4}=(86 / 97) \cdot 2^{4}=0 \cdot 2^{4}=0 \\
Z_{\text {good }}=\left(X \cdot 2^{4}\right) / Y=1376 / 97=14 \quad \Rightarrow \quad z=0.875
\end{gathered}
$$

(correct first 6 digits are 0.888531 )

## Multiplication of Operands with Different Q-format

In general, multiplication of two fixed-point numbers $Q m_{1} \cdot n_{1}$ and $Q m_{2} . n_{2}$ gives an intermediate result in the format

$$
Q m_{1}+m_{2} \cdot n_{1}+n_{2}
$$

which may then be right-shifted $n_{1}+n_{2}-n_{3}$ steps and stored in the format

$$
Q m_{3} . n_{3}
$$

Common case: $n_{2}=n_{3}=0$ (one real operand, one integer operand, and integer result). Then

$$
Z=(X \cdot Y) / 2^{n_{1}}
$$

## Implementation of Multiplication in C

## Assume Q4.3 operands and result

```
#include <inttypes.h>
#define n 3
int8_t X, Y, Z;
int16_t temp;
temp = (int16_t)X * Y;
temp = temp >> n;
Z = temp;
```

```
/* define int8_t, etc. (Linux only) */
```

/* define int8_t, etc. (Linux only) */
/* number of fractional bits */
/* number of fractional bits */
/* Q4.3 operands and result */
/* Q4.3 operands and result */
/* Q9.6 intermediate result */
/* Q9.6 intermediate result */

```
/* cast operands to 16 bits and multiply */
```

/* cast operands to 16 bits and multiply */
/* divide by 2^n */
/* divide by 2^n */
/* truncate and assign result */

```
/* truncate and assign result */
```


## Implementation of Multiplication in C with Rounding and Saturation

```
#include <inttypes.h> /* defines int8_t, etc. (Linux only) */
#define n 3
int8_t X, Y, Z;
int16_t temp;
temp = (int16_t)X * Y; /* cast operands to 16 bits and multiply */
temp = temp + (1 << n-1); /* add 1/2 to give correct rounding */
temp = temp >> n; /* divide by 2^n */
if (temp > INT8_MAX) /* saturate the result before assignment */
    Z = INT8_MAX;
else if (temp < INT8_MIN)
    Z = INT8_MIN;
else
    Z = temp;
```


## Implementation of Division in C with Rounding

```
#include <inttypes.h> /* define int8_t, etc. (Linux only) */
#define n 3
int8_t X, Y, Z;
int16_t temp;
temp = (int16_t)X << n;
/* cast operand to 16 bits and shift */
/* cast operand to 16 bits and shift */
temp = temp + (Y >> 1); /* Add Y/2 to give correct rounding */
temp = temp / Y; /* Perform the division (expensive!) */
/* Perform the division (expensive!) */
Z = temp;
/* number of fractional bits */
/* Q4.3 operands and result */
/* Q9.6 intermediate result */
/* Truncate and assign result */
```


## Atmel mega8/16 instruction set

| Mnemonic | Description | \# clock cycles |
| :--- | :--- | :---: |
| ADD | Add two registers | 1 |
| SUB | Subtract two registers | 1 |
| MULS | Multiply signed | 2 |
| ASR | Arithmetic shift right (1 step) | 1 |
| LSL | Logical shift left (1 step) | 1 |

- No division instruction; implemented in math library using expensive division algorithm


## Laboratory Exercise 3

- Control of a rotating DC servo using the ATmega16

- Velocity control (PI controller)
- Position control (state feedback from extended observer)
- Floating-point and fixed-point implementations
- Measurement of code size and execution time


## Example Evaluation: Measurements

Floating-point implementation using floats:

- Velocity control: $950 \mu \mathrm{~s}$
- Position control: $1220 \mu \mathrm{~s}$
- Total code size: 13708 bytes

Fixed-point implementation using 16-bit integers:

- Velocity control: $130 \mu \mathrm{~s}$
- Position control: $270 \mu \mathrm{~s}$
- Total code size: 3748 bytes

The measured times include $115 \mu$ s A-D conversion. This gives a 25-50 times actual speedup for fixed point math compared to floating point. The floating point math library takes about 10K (out of 16K available!)

## Controller Realizations

A linear controller

$$
H(z)=\frac{b_{0}+b_{1} z^{-1}+\ldots+b_{n} z^{-n}}{1+a_{1} z^{-1}+\ldots+a_{n} z^{-n}}
$$

can be realized in a number of different ways with equivalent input-output behavior, e.g.

- Direct form
- Companion (canonical) form
- Series (cascade) or parallel form


## Direct Form

The input-output form can be directly implemented as

$$
u(k)=\sum_{i=0}^{n} b_{i} y(k-i)-\sum_{i=1}^{n} a_{i} u(k-i)
$$

- Nonminimal (all old inputs and outputs are used as states)
- Very sensitive to roundoff in coefficients
- Avoid!


## Companion Forms

E.g. controllable or observable canonical form

$$
\begin{aligned}
x(k+1) & =\left(\begin{array}{ccccc}
-a_{1} & -a_{2} & \cdots & -a_{n-1} & -a_{n} \\
1 & 0 & & 0 & 0 \\
0 & 1 & & 0 & 0 \\
\vdots & & & & \\
0 & 0 & 1 & 0
\end{array}\right) x(k)+\left(\begin{array}{c}
1 \\
0 \\
\vdots \\
0
\end{array}\right) y(k) \\
u(k) & =\left(\begin{array}{cccc}
b_{1} & b_{2} & \cdots & b_{n}
\end{array}\right) x(k)
\end{aligned}
$$

- Same problem as for the Direct form
- Very sensitive to roundoff in coefficients
- Avoid!


## Better: Series and Parallel Forms

Divide the transfer function of the controller into a number of first- or second-order subsystems:


- Try to balance the gain such that each subsystem has about the same amplification


## Example: Series and Parallel Forms

$$
\begin{align*}
C(z) & =\frac{z^{4}-2.13 z^{3}+2.351 z^{2}-1.493 z+0.5776}{z^{4}-3.2 z^{3}+3.997 z^{2}-2.301 z+0.5184}  \tag{Direct}\\
& =\left(\frac{z^{2}-1.635 z+0.9025}{z^{2}-1.712 z+0.81}\right)\left(\frac{z^{2}-0.4944 z+0.64}{z^{2}-1.488 z+0.64}\right)  \tag{Series}\\
& =1+\frac{-5.396 z+6.302}{z^{2}-1.712 z+0.81}+\frac{6.466 z-4.907}{z^{2}-1.488 z+0.64}
\end{align*}
$$

(Parallel)

Direct form with quantized coefficients $(N=8, n=4)$ :


Pole-Zero Map


## Series form with quantized coefficients $(N=8, n=4)$ :



Pole-Zero Map


## Jackson's Rules for Series Realizations

How to pair and order the poles and zeros?
Jackson's rules (1970):

- Pair the pole closest to the unit circle with its closest zero. Repeat until all poles and zeros are taken.
- Order the filters in increasing or decreasing order based on the poles closeness to the unit circle.

This will push down high internal resonance peaks.

## Short Sampling Interval Modification

In the state update equation

$$
x(k+1)=\Phi x(k)+\Gamma y(k)
$$

the system matrix $\Phi$ will be close to $I$ if $h$ is small. Round-off errors in the coefficients of $\Phi$ can have drastic effects.

Better: use the modified equation

$$
x(k+1)=x(k)+(\Phi-I) x(k)+\Gamma y(k)
$$

- Both $\Phi-I$ and $\Gamma$ are roughly proportional to $h$
- Less round-off noise in the calculations
- Also known as the $\delta$-form


## Short Sampling Interval and Integral Action

Fast sampling and slow integral action can give roundoff problems:

$$
I(k+1)=I(k)+\underbrace{e(k) \cdot h / T_{i}}_{\approx 0}
$$

Possible solutions:

- Use a dedicated high-resolution variable (e.g. 32 bits) for the I-part
- Update the I-part at a slower rate
(This is a general problem for filters with very different time constants)

